ASIC Architect
Saratoga, CA
Job Id:
145101
Job Category:
Job Location:
Saratoga, CA
Security Clearance:
No Clearance
Business Unit:
Piper Companies
Division:
Piper Enterprise Solutions
Position Owner:
Anne Green
Piper Companies is hiring an ASIC Architect with a small start up based in Saratoga, CA. The ASIC Architect will drive the architectural definition of next-generation data center networking ASICs—shaping switch architectures, performance frameworks, and high-efficiency data paths tailored for AI training and inference. The ASIC Architect will need to sit on site in Saratoga, CA 5 days per week.
Responsibilities of the ASIC Architect:
- Define architectures for high-performance networking ASICs
- Translate system goals into scalable architecture plans
- Drive queuing, memory, and scheduling strategies
- Model and evaluate performance trade-offs
- Collaborate across RTL, verification, and firmware teams
- Oversee integration of high-speed I/O and memory interfaces
- Support post-silicon bring-up and debug
Requirements for the ASIC Architect:
- MSEE or equivalent with 10+ years in semiconductors; 5–7 years in ASIC architecture
- Background in CPUs, GPUs, DPUs, or switches
- Strong problem-solving and architecture methodology skills
- Experience with queueing, memory, and scheduling in high-throughput systems
- Familiar with scalable memory, crossbars, and high-speed datapaths
- Bonus: knowledge of networking protocols
- Excellent communication and documentation skills
Compensation for the ASIC Architect:
- $270,000-$290,000
- Comprehensive Benefits: Health, Vision, Dental, PTO, Paid Holiday, Sick Leave if Required by Law
Keywords: ASIC Architect, networking ASIC, switch architecture, U.S. Citizen, system-level architecture, high-throughput systems, queueing, scheduling, memory management, high-speed datapaths, microarchitecture, performance modeling, interface integration, PCIe, SerDes, RTL collaboration, post-silicon validation, MSEE, AI infrastructure, semiconductor design, datapath architecture, parallel processing, hardware startup, Eridu AI, AI data center, latency optimization, power efficiency, architectural trade-offs, cross-functional teams, hardware debugging, silicon bring-up, behavioral modeling
#LI-AG1
#ONSITE
This job opens for applications on 7/6/2025. Applications for this job will be accepted for at least 30 days from the posting date.